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Gate capacitance of metal-oxide-semiconductor devices with ultra-thin high-K gate-dielectric materials is calculated
taking into account the penetration of wave functions into the gate-dielectric. When penetration eﬀects are neglected,
the gate capacitance is independent of the dielectric material for a given equivalent oxide thickness (EOT). Our self-
consistent numerical results show that in the presence of wave function penetration, even for the same EOT, gate
capacitance depends on the gate-dielectric material. Calculated gate capacitance is higher for materials with lower
conduction band oﬀsets with silicon. We have investigated the eﬀects of substrate doping density on the relative error in
gate capacitance due to neglecting wave function penetration. It is found that the error decreases with increasing doping
density. We also show that accurate calculation of the gate capacitance including wave function penetration is not
critically dependent on the value of the electron eﬀective mass in the gate-dielectric region.
 2004 Elsevier Ltd. All rights reserved.
Keywords: MOS structures; Gate capacitance modeling; Quantum eﬀects; Wave function penetration; High-K gate-dielectric1. Introduction
Current scaling of metal-oxide-semiconductor
(MOS) ﬁeld-eﬀect transistor (FET) feature sizes has led
to the fabrication of devices in deep sub-100 nm regime
with gate-oxide thickness equal to or less than 1 nm.
In such devices, an exponential increase of direct tun-
neling (DT) gate current is observed, raising con-
cern about chip standby power consumption. Another
problem is the reliability of using SiO2 as a gate-
dielectric material below 1 nm thickness. To overcome
these problems, it is required that gate-oxide be re-
placed by suitable high-K gate-dielectric materials [1].
Due to higher physical thickness of the high-K dielec-
tric layers for a given equivalent oxide thickness
(EOT), the DT current is reduced and further scaling* Corresponding author. Fax: +880-2861-3046.
E-mail address: anhaque@buet.ac.bd (A. Haque).
0038-1101/$ - see front matter  2004 Elsevier Ltd. All rights reserv
doi:10.1016/j.sse.2003.12.037down becomes possible. In this context, EOT is deﬁned
as the scaled (to SiO2) physical width of the high-K
dielectric layer.
Extensive amount of work has been done in recent
years exploring quantum mechanical (QM) eﬀects on
DT gate leakage current. QM eﬀects also inﬂuence gate
capacitance. The quantization of inversion charges leads
to a degradation of the gate capacitance. However,
modeling of gate capacitance in deep sub-100 nm de-
vices is somewhat complicated. QM eﬀects are usually
incorporated by self-consistent solution of coupled
Schr€odinger’s and Poisson’s equations. Closed bound-
ary conditions are typically used for the solution of
Schr€odinger’s equation which assume that the wave
function is zero at silicon–gate-oxide interface [2]. When
this boundary condition is used, eﬀects of wave function
penetration into the gate-dielectric are neglected. Con-
sequently, for a given EOT, the calculated gate capa-
citance becomes independent of the gate-dielectric
material.ed.
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riers at silicon–gate-dielectric interface is ﬁnite and is of
the order of 1 eV, some penetration of the wave function
into the gate-dielectric occurs. When this penetration is
taken into account by using an open boundary condition
at silicon–gate-dielectric interface, the wave function is
shifted towards the interface by a few tenth of a nano-
meter, but its shape essentially remains unchanged [3,4].
A number of studies have been reported recently on the
modeling of gate capacitance with open boundary con-
ditions in the inversion region as well as in the accu-
mulation region [5–8]. It has been shown that the gate
capacitance is under-estimated if calculated with closed
boundary conditions and this eﬀect is stronger at higher
surface electric ﬁeld. Most of the works on gate capac-
itance modeling with open boundary conditions re-
ported so far have considered SiO2 as the gate-dielectric
material. Although diﬀerent high-K dielectric materials
are characterized by diﬀerent values of conduction (va-
lence) band oﬀsets with silicon, DECðDEVÞ, dielectric
constant, K, and electron eﬀective mass in dielectric re-
gion, mox, combined eﬀects of these parameters through
wave function penetration on gate capacitance calcula-
tion are yet to be investigated.
In this paper, we perform a quantitative analysis of
the gate capacitance of MOS structures with high-K
gate-dielectric materials to study the eﬀects of diﬀerent
dielectric materials on the modeling of the gate capaci-
tance. Open boundary conditions, incorporating wave
function penetration, are used to solve Schr€odinger’s
equation. MOS electrostatics is calculated by self-con-
sistent solution of coupled Schr€odinger’s and Poisson’s
equations including the eﬀects of wave function pene-
tration on the electrostatic potential inside the self-
consistent loop.2. Theory
We use the logarithmic derivative technique of the
retarded Green’s function, GR, to solve the one-dimen-
sional (1D) Schr€odinger’s equation in the direction
normal to the silicon–gate-dielectric interface (z direc-
tion) with open boundary conditions. The theory is de-
scribed in detail in [3,9]. GR satisﬁes the equation,
E
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GRðz; z0;EÞ ¼ dðz z0Þ; ð1Þwhere E is the eigenenergy, V ðzÞ is the electrostatic po-
tential, mz is the quantization eﬀective mass in the
direction normal to the interface and e is an inﬁnitesi-
mally small positive energy. The logarithmic derivative
of the retarded Green’s function, GR, is deﬁned asZðz; z0;EÞ ¼ 2h
imz
oGRðz; z0;EÞ
oz
 
GRðz; z0;EÞ

: ð2Þ
Owing to the property of GR, Zðz; z0;EÞ has a disconti-
nuity at z ¼ z0, and one needs two boundary conditions
to determine Zðz; z0;EÞ. Our boundary conditions are
based on the realistic assumption that the electric ﬁeld is
zero deep inside the gate-electrode as well as deep inside
bulk silicon. This assumption implies that the wave
function is exponentially decreasing in bulk silicon and
is a plane wave in the gate-electrode. From the proper-
ties of the Green’s function, it can be shown that
Zðz; z0;EÞ does not depend on z0 as long as z > z0 (z < z0)
[9]:
Zðz; z0;EÞ ¼ ZiRðz;EÞ for all z0 < z; ð3aÞZðz; z0;EÞ ¼ ZiLðz;EÞ for all z0 > z: ð3bÞ
ZiR and ZiL can be calculated easily using a method
analogous to the impedance transformation technique of
microwave transmission lines [9].
When open boundary conditions are used, the
Hamiltonian for the MOS structure becomes non-Her-
mitian and the eigenenergies become complex. The real
part gives the energy of the nth quasi-bound state, En,
and the imaginary part is related to the lifetime of the
corresponding state. In order to avoid determining
complex eigenenergies of a non-Hermitian operator, we
evaluate the local 1D density-of-states (DOS), Nðz;EÞ at
some point within the quantum well using the following
relationship.
Nðz;EÞ ¼  1
p
Im ½GRðz; z;EÞ	: ð4Þ
Relating the diagonal part of GR to its logarithmic
derivative, Eq. (4) is re-written as [9],
Nðz;EÞ ¼ 4
ph
Im
i
ZiRðz;EÞ  ZiLðz;EÞ
 
: ð5Þ
Nðz;EÞ broadens in energy in the presence of tunneling.
We now calculate En by locating the peaks of Nðz;EÞ.
Once En are calculated, corresponding wave functions,
un, including penetration into the gate-dielectric, are
evaluated in a straight-forward manner using the fol-
lowing equation [9]:
junðzÞj2 ¼
4e
h
Im
i
ZiRðz;EnÞ  ZiLðz;EnÞ
 
: ð6Þ
1D Poisson’s equation is solved for the combined
metal-oxide-semiconductor regions. Thus, the eﬀect of
wave function penetration on the electrostatic potential
is also taken into account within the self-consistent loop.
This eﬀect has been found to be non-trivial in strong
inversion [6]. After the convergence of the self-consistent
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fundamental relationship
Cg ¼ qoðNinv þ NdepÞoVg : ð7Þ
Here, Vg is the gate voltage, Ninv and Ndep are the number
of charges per unit area in the inversion layer and in the
depletion layer, respectively. Expressions for Ninv and
Ndep are given in Ref. [2].0.0 0.5 1.0 1.5 2.0
0.8
Gate voltage (V)
Fig. 1. Average distance of inversion carriers zavg as a function
of gate voltage for four diﬀerent gate-dielectric materials of 1
nm EOT calculated both considering and without considering
wave function penetration.3. Results and discussion
The results of our self-consistent calculations for
nMOS devices fabricated on (1 0 0) silicon are presented
in this section. Calculations are performed at room
temperature and values for diﬀerent parameters for
(1 0 0) silicon are taken from Ref. [2]. Aluminum, with a
work function equal to 4.1 eV, has been used as the gate-
electrode material. Conduction band oﬀsets with silicon,
DEC, and dielectric constant, K, of the high-K gate-
dielectric materials are taken from Ref. [10] and are
presented in Table 1.
Eﬀective mass of electrons in gate-dielectric region
has been a topic of controversy. Using a microscopic
model, St€adele et al. have shown that the representation
of electrons in SiO2 by a constant eﬀective mass is not
strictly valid [11]. However, the use of such models
makes routine device simulation computationally pro-
hibitive. On the other hand, a constant eﬀective mass for
electrons in SiO2 gate region has been used to model
experimental DT current with reasonable success
[12,13]. Although a few recent studies have focused on
estimating mox in SiO2 and a few other high-K dielectric
materials [14], in the absence of any detailed knowledge
about the band structures of the dielectric materials, mox
is still widely treated as a ﬁtting parameter. For this
reason, we too represent electrons in gate-dielectric re-
gion by a constant mox. We choose mox ¼ 0:5m0 in SiO2
[12,13] as well as in other high-K gate-dielectrics. The
eﬀects of the choice of mox on gate capacitance will be
discussed later in this section.
Fig. 1 shows the average distance of inversion carri-
ers, zavg, from silicon–gate-dielectric interface as aTable 1
Dielectric constants and conduction band oﬀsets at silicon–
dielectric interface for diﬀerent dielectric materials used in our
calculation (from Ref. [10])
Material Dielectric
constant (K)
DEC (eV)
to silicon
SiO2 3.9 3.2
Si3N4 7 2
Ta2O5 26 1.3
TiO2 80 1.2function of gate voltage Vg for four diﬀerent dielectric
materials. In these calculations, EOT¼ 1 nm, and the
silicon substrate doping density NA ¼ 1018 cm3. It is
observed that zavg is independent of gate-dielectric
material when calculated with closed boundary condi-
tions (neglecting wave function penetration). But when
wave function penetration is considered, zavg decreases
with decreasing DEC (Table 1). As the conduction band
oﬀset decreases, wave functions penetrate more into the
gate dielectric. As a result, the carrier distribution is
shifted towards the interface and zavg is decreased. It
should be mentioned that the dielectric constant K di-
rectly aﬀects the calculation results only through Pois-
son’s equation. It has no inﬂuence on the carrier
quantization other than the fact that DEC tends to de-
crease with increasing K. Since we explicitly take DEC
into account, K has only a minor eﬀect on our calcula-
tions.
Next, we study the inversion layer capacitance de-
ﬁned by the relationship Cinv ¼ qoNinv=o/S, where /S is
the silicon surface potential. Cinv calculated as a function
of Ninv is plotted in Fig. 2. These results are independent
of the dielectric layer thickness [6]. Again, we observe
that the results do not depend on dielectric materials if
closed boundary conditions are used for the solution of
Schr€odinger’s equation. In the presence of wave function
penetration, devices with higher-K dielectric materials
exhibit higher Cinv due to a smaller value of DEC. Since
Cinv is inversely proportional to zavg, especially in strong
inversion, a lower zavg associated with a lower DEC re-
sults in a higher Cinv.
Gate capacitance Cg for all four dielectric materials
with EOT¼ 1 nm is shown in Fig. 3. Again, NA ¼ 1018
cm3 in these calculations. For a given EOT, Cg does not
depend on gate-dielectric material when wave function
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Fig. 3. Gate capacitance Cg as a function of gate voltage for
four diﬀerent gate-dielectric materials of 1 nm EOT calculated
both considering and without considering wave function
penetration.
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Fig. 4. Relative error in gate capacitance due to the neglect of
wave function penetration for diﬀerent gate-dielectric materials
of 1 nm EOT. Here, substrate doping density NA ¼ 1018 cm3.
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Fig. 2. Inversion layer capacitance Cinv versus inversion carrier
density Ninv for four diﬀerent gate-dielectric materials calculated
both considering and without considering wave function
penetration.
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penetration eﬀects increases Cg, particularly in strong
inversion. An important observation in Fig. 3 is that for
the same EOT, the increase in Cg due to wave function
penetration is diﬀerent for diﬀerent gate-dielectric
materials. Cg is found to increase with decreasing DEC.
Fig. 3 can be explained in terms of Fig. 2. It is known
that in strong inversion, the gate capacitance can be
expressed as a series combination of the dielectric layer
capacitance Cdi ¼ e0K=tdi and Cinv. Here, tdi is the
physical thickness of the dielectric layer. For a given
EOT, Cdi is the same for all the materials. As already
discussed, in devices with higher-K dielectric materials
(lower DEC), Cinv is higher. Therefore, for a ﬁxed gate
voltage, Cg becomes greater as DEC decreases or thedielectric constant increases. The relative error in cal-
culating Cg due to neglecting wave function penetration
is plotted in Fig. 4. The error is the minimum for SiO2
(lowest K, highest DEC) and the maximum for TiO2
(highest K, lowest DEC). Moreover, the error increases
with increasing inversion (increasing gate voltage), and
the rate of increase of the error is higher for materials
with lower DEC. According to the International Tech-
nology Roadmap for Semiconductors (ITRS), by 2006,
the gate capacitance should be modeled within 3% error
[1]. Our results show that for accurate modeling of gate
capacitance in MOS structures with high-K gate-dielec-
tric materials, wave function penetration into the gate-
dielectric should be taken into consideration. Since
SiO2-high-K dielectric stack structures are also becom-
ing technologically important, we point out that in such
devices, the gate capacitance will be determined pri-
marily by the dielectric material adjacent to the silicon
surface as the penetration of the wave function is sig-
niﬁcant only within a few tenths of a nanometer from
the silicon surface.
We also investigate the eﬀects of substrate doping
density (NA) on the error in gate capacitance calculation.
This is important since the doping density increases with
device scaling. It is observed in Fig. 5 that for a given
dielectric material with a ﬁxed EOT, at a given gate
voltage, the error decreases with increasing substrate
doping. This is due to the reason that a higher NA causes
a larger fraction of the gate voltage to drop across the
depletion region. Consequently, the inversion carrier
density is lower, resulting in a reduced error in the gate
capacitance. We have also checked that the error in-
creases with a reduction in EOT. Thus, with device
scaling, as the substrate doping density is increased and
EOT decreased, the two competing eﬀects make the
error in the gate capacitance weakly dependent on de-
vice scaling.
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Fig. 6. Gate capacitance Cg as a function of gate voltage cal-
culated considering wave function penetration for diﬀerent
values of mox: (a) SiO2 gate dielectric and (b) Ta2O5.
0.5 1.0 1.5 2.0
1
2
3
4
5
6
7  TiO2 Ta2O5
 Si3N4
 SiO2 
1 nm EOT
R
el
at
iv
e 
er
ro
r i
n 
C g
 (%
)
Gate voltage (V)
Fig. 5. Relative error in gate capacitance due to the neglect of
wave function penetration for four diﬀerent gate-dielectric
materials of 1 nm EOT calculated for three diﬀerent substrate
doping density NA. For a given material, solid line represents
NA ¼ 1017 cm3, dotted line represents NA ¼ 5 1017 cm3, and
dashed line represents NA ¼ 1018 cm3, respectively.
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boundary conditions is considered next. While it is
known that the direct tunneling gate current is rather
sensitive to a change in mox [14,15], its inﬂuence on the
gate capacitance is yet to be studied in detail. In Fig.
6(a), Cg is calculated for SiO2 gate-dielectric with
mox ¼ 0:4m0 and 0.6m0. Most reported values of mox for
SiO2 fall within this range. Fig. 6(b) shows Cg for Ta2O5
with mox ¼ 0:25m0 and 0.35m0. Lower values of mox for
Ta2O5 are chosen because of the observation that mox
tends to decrease with a decrease in DEC [14]. It may be
mentioned that the slight ripple in Cg in Fig. 6(b) is a
consequence of numerical diﬀerentiation and has no
physical signiﬁcance. We ﬁnd that mox has only a minor
eﬀect on Cg even when wave function penetration eﬀects
are included. For both SiO2 and Ta2O5, at a gate voltage
of 2 V, the diﬀerence in Cg for the two values of mox is
around 0.65%. This value is much smaller than the error
caused by neglecting wave function penetration (Figs. 4
and 5). Therefore, it may be argued that mox is not a
critical parameter in accurate calculation of the gate
capacitance in MOS structures with ultra-thin gate-
dielectrics.
Finally we present the eﬀects of wave function pen-
etration on gate capacitance from the view point of the
eﬀective thickness of the gate-dielectric. While EOT is
conventionally deﬁned as the equivalent thickness of
SiO2 that would produce the same C–V curves
(neglecting wave function penetration) as that obtained
from the high-K gate-dielectric (EOT ¼ tdiKSiO2=K),
capacitive eﬀective thickness (CET), also known as the
electrical dielectric thickness, is simply deﬁned by the
relationship CET ¼ e0KSiO2=Cg [16]. In case of ultra-thin
gate-dielectrics, EOT and CET are related according to
Eq. (8).CET ¼ EOTþ KSiO2=KSið Þzavg: ð8Þ
The error in CET due to neglecting wave function
penetration eﬀects can be represented as
DCET ¼ KSiO2=KSið ÞðzavgðcbcÞ  zavgðobcÞÞ: ð9Þ
Here, cbc (obc) stands for closed boundary condition
(open boundary condition). For an EOT of 1 nm, at a
gate voltage of 2 V, DCET is 0.32 A for SiO2 and 0.81 A
for TiO2. Corresponding errors in Cg are 3.1% for SiO2
and 6.6% for TiO2, respectively. Thus the dependence of
the wave function penetration eﬀects on the gate-
dielectric material is also clearly presented in terms of
the error in CET.4. Conclusions
We have calculated the gate capacitance of MOS
structures with ultra-thin high-K gate-dielectric materi-
als. An open boundary condition, allowing for wave
function penetration into the gate-dielectric, is used at
silicon–gate-dielectric interface to solve Schr€odinger’s
equation. In the absence of wave function penetration,
1100 M.M.A. Hakim, A. Haque / Solid-State Electronics 48 (2004) 1095–1100for a given EOT, gate capacitance is independent of
gate-dielectric material. However, when penetration ef-
fects are taken into account, it is found that even for the
same EOT, gate capacitance is diﬀerent for diﬀerent
dielectric materials. The calculated gate capacitance is
higher for materials with lower conduction band oﬀsets
with silicon. We have studied the dependence of the
error in gate capacitance calculation on substrate doping
density. The relative error is found to decrease with
increasing substrate doping density. Consequently, this
error depends only weakly on device scaling. Our results
show that unlike the direct tunneling gate current, cal-
culation of the gate capacitance with open boundary
condition is not sensitive to small changes of the electron
eﬀective mass in the gate-dielectric region. The depen-
dence of the error in gate capacitance on the gate-
dielectric material can also be expressed in terms of the
error in the capacitive eﬀective thickness.References
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